Tricks, Tips, and Timings: The Data Movement Strategies You Need to Know

David Appelhans

GPU Technology Conference March 26, 2018

_			/
		_	
		-	

INTRODUCTION


- My role: readying applications for SUMMIT and SIERRA supercomputers(past 3 years).
- Talk is a summary of data movement techniques, especially when working with NVLINK:
 - Importance of pinned memory. (Interoperability, CUDA+OpenMP+OpenACC)
 - Zero-copy tricks. (Interoperability, CUDA+OpenMP)
 - Dealing with nested data structures. (Efficiency, CUDA)
- All code examples are available on my public Github page. https://github.com/dappelha/gpu-tips/nvtx

MOTIVATION: WHY YOU SHOULD PIN YOUR MEMORY

Pageable vs Pinned HtoD Bandwidth Impact

Dual socket P9 + 6 Volta GPUs

OpenACC OpenMP CUDA



Hint: make sure your task starts in the appropriate socket: taskset -c 0 ./test

PINNED MEMORY OPTION 1:

Use CUDA Fortran¹pinned attribute to pin at allocation time,

```
1 real (kind=8), pinned, allocatable :: p_A(:)
```

allocate $(p_A(N))$

```
3 !$omp target data map(alloc:p_A)
```

4 do i=1,samples

```
5 !$omp target update to(p_A)
```

- 6
- enddo

Can also check success of pinning:

- logical :: pstat
- 2 allocate (p_A(N), pinned=pstat)
- if (. not. pstat) print *, "ERROR: p_A was not pinned"

¹PGI and XLF compilers both support CUDA Fortran, so the pinned attribute can easily be combined with directives.

PINNED MEMORY OPTION 2:

Pin already allocated memory,²

```
use, intrinsic :: iso_c_binding
use cudafor
real, pointer, contiguous :: phi (:,:)
allocate ( phi(dim1, dim2) ) ! phi can also be pointer passed from C++
istat = cudaHostRegister(C_LOC(phi(1,1)), sizeof(phi), cudaHostRegisterMapped)
!$acc enter data create (phi)
do i=1,samples
!$acc update self (phi)
...
enddo
```

Warning: act of pinning memory is very slow. Memory should only be pinned if it is going to be used for data transfers.

²This technique is especially useful if the memory was allocated outside the developers control, for example in a C++ calling routine.

OPENACC INTEROPERABILTY WARNING 1

You must use the flag -ta=tesla:pinned in order for OpenACC to benefit from pinned memory.

- *Compiling* with the flag -ta=tesla:pinned forces **all** memory to be pinned memory. This is a big hammer approach.
- Linking the final executable with -ta=tesla:pinned causes the OpenACC runtime to check if an array is already pinned. This gives fine grain user control.

OPENACC INTEROPERABILTY WARNING 2

The OpenACC runtime uses a memory pool on the device to save from repeated allocation/deallocation of device memory. Can cause trouble when mixing CUDA with OpenACC.

```
integer :: N = 8*gigabyte
real (kind=8), allocatable :: A(:)
real (kind=8), device, allocatable :: d_A(:)
allocate (A(N))
!$acc enter data create (A)
!$acc exit data delete (A) ! <--not truly free'd unless PGI_ACC_MEM_MANAGE=0
allocate (d_A(N)) ! <---- can then run out of device memory</pre>
```

To disable this optimization, set the environment flag PGI_ACC_MEM_MANAGE=0 and the runtime will free the data at the exit data.

USES OF ZERO COPY

Zero copy refers to accessing host resident pinned memory directly from a GPU without having to copy the data to the device beforehand (i.e. there are zero device copies).

- Quick overlap of data movement and kernel compute (unified/managed memory is better for this purpose)
- Large arrays where only small percent of data is accessed in random pattern.
- All data is accessed, but read/write pattern is strided/not coalesced.
- Efficiently populating components of a structure, avoiding the overhead of many copy API calls by using GPU threads to fetch data directly.

CUDA ZERO COPY SETUP

To set up zero copy of a basic array in Fortran, use a CUDA API to get a device pointer that points to the pinned host array, and then associate a fortran array with that C device pointer, specifying the Fortran array attributes.

```
use iso_c_binding ! provides c_f_pointer and C_LOC
! zero copy pointers for psib
type(C_DEVPTR) :: d_psib_p
real(adqt), device, allocatable :: pinned_psib (:,:,:)

! sets up zero copy of psib on device.
istat = cudaHostGetDevicePointer(d_psib_p, C_LOC(psib(1,1,1)), 0)
! Translate that C pointer to the fortran array with given dimensions
call c_f_pointer(d_psib_p, pinned_psib, [QuadSet%Groups, Size%nbelem, QuadSet%NumAngles])
```

OPENMP ZERO COPY EXAMPLE

Only requires CUDA pinned array and OpenMP is_device_ptr clause.

```
real (kind=8), pinned, allocatable :: A (:.:) At (:.:)
     allocate (A(nx,ny), At(ny,nx))
3
    ! Transpose in the typical way:
    !$omp target enter data map(alloc:A,At)
    call transpose (A,At,nx,ny)
    !$omp target update from(At)
    !$omp target exit data map(delete:At)
8
0
    ! Ensure device has finished for accurate benchmarking
    ierr = cudaDeviceSvnchronize()
    ! Transpose using zero copy for At.
    ! At is no longer mapped—is device ptr(At) will
14
    ! allow addressing host pinned memory (zero copy)
    call transpose_zero_copy(A,At,nx,ny)
16
```

continued on next slide

OPENMP ZERO COPY EXAMPLE CONTINUED

```
subroutine transpose zero copy(A,At,nx,ny)
        example of strided writes to an array that lives on the host
      implicit none
      real (kind=8), intent (in) :: A (:,:)
      real (kind=8), intent (out) :: At (:,:)
      integer, intent (in) :: nx, ny
      integer :: i,j
      !$omp target teams distribute parallel do is_device_ptr (At)
8
      do j=1,ny
0
         do i=1.nx
10
            At(j,i) = A(i,j)
         enddo
      enddo
14
      return
    end subroutine transpose_zero_copy
15
```

OPENMP ZERO COPY TRANSPOSE






Figure : Power9 + V100 results of doing a traditional matrix transpose and then copying back from GPU vs doing the transpose directly into pinned host memory.

NESTED DATA STRUCTURES

Motivation:

```
subroutine my_kernel_to_port (...)
...
element(id)%val(n) = element(id)%x(n)*element(id)%y(n)
...
end subroutine
```


Production codes often have dynamic structures with dynamic components.

- Flattening data structures is messy (index arrays required for unstructured data) and invasive.
- Would like to keep nested references in compute kernel for portability.
- Often only parts of the data structure need to be used on the GPU.


NESTED DATA STRUCTURES

Two Topics:


- How do you make them referencable on the device?
- How do you efficiently move data into them?




type, public :: element_type		
integer	::	Nnodes
real (kind=8)	::	volume
real (kind=8), allocatable, pinned	::	x (:)
real (kind=8), allocatable, pinned	::	y (:)
real (kind=8), allocatable, pinned	::	val (:)
real (kind=8), allocatable	::	old (:)
end type element_type		



type, public :: element_type		
integer	::	Nnodes
real (kind=8)	::	volume
real (kind=8), allocatable, pinned	::	x (:)
real (kind=8), allocatable, pinned	::	y (:)
real (kind=8), allocatable, pinned	::	val (:)
real (kind=8), allocatable	::	old (:)
end type element_type		




Can create a skinny version of the data structure with components that are device variables.



type, public :: element_type		
integer	::	Nnodes
real (kind=8)	::	volume
real (kind=8), allocatable, pinned	::	x (:)
real (kind=8), allocatable, pinned	::	y (:)
real (kind=8), allocatable, pinned	::	val (:)
real (kind=8), allocatable	::	old (:)
end type element_type		

Can create a skinny version of the data structure with components that are device variables.



This gives a way to loop through the structure and allocate device components while on the host:

! can allocate on the host do id=1,Nelements Nnodes = element(id)%Nnodes allocate (element(id)% x(Nnodes)) enddo

but still cannot use the structure in a device kernel.


```
attributes (global) subroutine cuda_kernel (...)
```

```
x = element(id)\%x! <- invalid reference of element
```

end subroutine cuda kernel


Two ways to address this.


OPTION1: DEVICE STRUCTURE THAT POINTS TO THE SAME DEVICE COMPONENT MEMORY:



1	! CPU valid version for use on the host:
2	type(GPUelement_type), pinned, allocatable :: GPUelement(:)
3	! Device structure that will point to same device components:
4	type(GPUelement_type), device, allocatable :: d_GPUelement(:)
5	allocate (GPUelement(Nelements))
6	allocate (d_GPUelement(Nelements))
7	! GPUelement%components(:) can be allocated in host code
8	! copy scalars and addresses of host struct to d struct :
9	cudaMemcpy(d_GPUelement, GPUelement, size(GPUelement))

BEST: ALLOCATE THE STRUCTURE AS MANAGED MEMORY:





NESTED DATA STRUCTURES

Two Topics:

- How do you make them referencable on the device?
- How do you efficiently move data into them?

EFFICIENTLY POPULATING NESTED STRUCTURES

A naive implementation for getting data structures populated on the GPU usually looks like this:

- ! Host data structure has been created and populated.
- ! GPU data structure has also been allocated .
- 4 ! still need to populate the values from the host version of the data structure :

```
5 do id=1, Nelements
```

- 6 GPUelement(id)%Nnodes = element(id)%Nnodes ! implicit cudaMemcpy
- 7 GPUelement(id)%x = element(id)%x ! implicit cudaMemcpy
- 8 **GPUelement(id)%y = element(id)%y** ! implicit cudaMemcpy
- 9 GPUelement(id)%val = element(id)%val ! implicit cudaMemcpy
- 10 enddo

3

This becomes very slow when Nelements is large.

EFFICIENTLY POPULATING NESTED STRUCTURES

There are two ways to fix the naive approach,

- BETTER: push from host with cudaMemcpyAsync calls instead of the numerous blocking calls done above,
- BEST: pull the data from the GPU by populating the arrays from within a device kernel using zero copy.

PUSH WITH LOOP OF ASYNC CALLS

Issue copy calls to default stream which is asyncronous to the CPU:


- do id=1, Nelements
- GPUelement(id)%Nnodes = element(id)%Nnodes ! cpu to cpu copy
- istat =cudaMemcpyAsync(GPUelement(id)%x, element(id)%x, size(element(id)%x), stream=0)
- istat =cudaMemcpyAsync(GPUelement(id)%y, element(id)%y, size(element(id)%y), stream=0)
- istat =cudaMemcpyAsync(GPUelement(id)% val, element(id)% val, size(element(id)% val), stream=0)
- enddo

Can do similar in OpenMP 4, with update nowait.

Host threading over id loop made no difference in performance.

PULLING FROM THE GPU

Set up a structure to reference pinned host components from the device (zero copy of structure components):



! to use element on the device, we have to make a device valid copy called d_element:


istat =cudaMemcpyAsync(d_element, element, size(element), 0)

- 3
- 4 ! Now we can use these in a CUDA kernel to zero copy
- 5 ! the component data from d_element into d_GPUelement
- 6 call set_elements_kernel <<
blocks,threads>>>(d_GPUelement,d_element,Nelements)

Launch a kernel to have GPU threads pull data from structures on the host into structures on the device: attributes (global) subroutine set_elements_kernel (GPUelement,element, Nelements) implicit none ! kernel that uses zero copy to popluate the GPUelement structure. type(GPUelement_type), device, intent (inout) :: d_GPUelement(:) ! members are device type(element_type), device, intent (in) :: p_element(:) ! members are pinned host integer, value, intent (in) :: Nelements integer :: id, Nnodes, node do id=blockIdx%x,Nelements, gridDim%x Nnodes = p_element(id)%Nnodes do node = threadIdx%x,Nnodes, blockDim%x d_GPUelement(id)%x(node) = p_element(id)%x(node) d_GPUelement(id)%x(node) = p_element(id)%x(node) d_GPUelement(id)%val(node) = p_element(id)%val(node) enddo enddo	Introdu	action Pinned Memory Uses of Zero Copy Nested Data Structures	Closing Remark
implicit none implicit none kernel that uses zero copy to popluate the GPUelement structure. type (GPUelement_type), device, intent (inout) :: d_GPUelement(:) ! members are device type (element_type), device, intent (in) :: p_element(:) ! members are pinned host integer, value, intent (in) :: Nelements integer :: id, Nnodes, node do id=blockIdx%x,Nelements, gridDim%x Nnodes = p_element(id)%Nnodes d_GPUelement(id)%Nnodes = Nnodes do node = threadIdx%x, Nnodes, blockDim%x do node = threadIdx%x, Nnodes, blockDim%x d_GPUelement(id)%x(node) = p_element(id)%x(node) d_GPUelement(id)%v(node) = p_element(id)%v(node) enddo enddo		*	nto structures
 i kernel that uses zero copy to popluate the GPUelement structure. type (GPUelement_type), device, intent (inout) ::: d_GPUelement(:) ! members are device type (element_type), device, intent (in) ::: p_element(:) ! members are pinned host integer, value, intent (in) :: Nelements integer :: id, Nnodes, node do id=blockIdx%x,Nelements, gridDim%x Nnodes = p_element(id)%Nnodes d_GPUelement(id)%Nnodes = Nnodes do node = threadIdx%x, Nodes, blockDim%x d_GPUelement(id)%x(node) = p_element(id)%x(node) d_GPUelement(id)%v(node) = p_element(id)%v(node) d_GPUelement(id)%v(node) = p_element(id)%v(node) enddo 	1		
 type(GPUelement_type), device, intent (inout) ::: d_GPUelement(:) ! members are device type(element_type), device, intent (in) :: p_element(:) ! members are pinned host integer, value, intent (in) :: Nelements integer :: id, Nnodes, node do id=blockIdx%x,Nelements, gridDim%x Nnodes = p_element(id)%Nnodes d_GPUelement(id)%Nnodes = Nnodes do node = threadIdx%x, Nodes, blockDim%x d_GPUelement(id)%x(node) = p_element(id)%x(node) d_GPUelement(id)%y(node) = p_element(id)%y(node) d_GPUelement(id)%val(node) = p_element(id)%val(node) enddo 		1	
type(element_type), device, intent (in) :: p_element (:) ! members are pinned host integer, value, intent (in) :: Nelements integer :: id, Nnodes, node do id=blockIdx%x,Nelements, gridDim%x Nnodes = p_element(id)%Nnodes do node = threadIdx%x, Nnodes, blockDim%x do node = threadIdx%x, Nnodes, blockDim%x do node = threadIdx%x, Nnodes, blockDim%x do d_GPUelement(id)%x(node) = p_element(id)%x(node) d_GPUelement(id)%y(node) = p_element(id)%y(node) d_GPUelement(id)%val(node) = p_element(id)%val(node) enddo	4		
<pre>integer :: id, Nnodes, node do id=blockIdx%x,Nelements, gridDim%x Nnodes = p_element(id)%Nnodes d_GPUelement(id)%Nnodes = Nnodes do node = threadIdx%x, Nnodes, blockDim%x d_GPUelement(id)%x(node) = p_element(id)%x(node) d_GPUelement(id)%y(node) = p_element(id)%y(node) d_GPUelement(id)%val(node) = p_element(id)%val(node) enddo enddo </pre>	5		
 do id=blockIdx%x,Nelements, gridDim%x Nnodes = p_element(id)%Nnodes d_GPUelement(id)%Nnodes = Nnodes do node = threadIdx%x, Nnodes, blockDim%x d_GPUelement(id)%x(node) = p_element(id)%x(node) d_GPUelement(id)%y(node) = p_element(id)%y(node) d_GPUelement(id)%val(node) = p_element(id)%val(node) enddo 	6	integer, value, intent (in) :: Nelements	
9 do id=blockIdx%x,Nelements, gridDim%x 10 Nnodes = p_element(id)%Nnodes 11 d_GPUelement(id)%Nnodes = Nnodes 12 do node = threadIdx%x, Nnodes, blockDim%x 13 d_GPUelement(id)%x(node) = p_element(id)%x(node) 14 d_GPUelement(id)%y(node) = p_element(id)%y(node) 15 d_GPUelement(id)%val(node) = p_element(id)%val(node) 16 enddo 18 4	7	integer :: id, Nnodes, node	
10 Nnodes = p_element(id)%Nnodes 11 d_GPUelement(id)%Nnodes = Nnodes 12 do node = threadIdx%x, Nnodes, blockDim%x 13 d_GPUelement(id)%x(node) = p_element(id)%x(node) 14 d_GPUelement(id)%y(node) = p_element(id)%y(node) 15 d_GPUelement(id)%val(node) = p_element(id)%val(node) 16 enddo 18 18	8		
11 d_GPUelement(id)%Nnodes = Nnodes 12 do node = threadIdx%x, Nnodes, blockDim%x 13 d_GPUelement(id)%x(node) = p_element(id)%x(node) 14 d_GPUelement(id)%y(node) = p_element(id)%y(node) 15 d_GPUelement(id)%val(node) = p_element(id)%val(node) 16 enddo 18 18	9		
12 do node = threadIdx%x, Nnodes, blockDim%x 13 d_GPUelement(id)%x(node) = p_element(id)%x(node) 14 d_GPUelement(id)%y(node) = p_element(id)%y(node) 15 d_GPUelement(id)%val(node) = p_element(id)%val(node) 16 enddo 17 enddo 18 4	10		
13 $d_GPUelement(id)\%x(node) = p_element(id)\%x(node)$ 14 $d_GPUelement(id)\%y(node) = p_element(id)\%y(node)$ 15 $d_GPUelement(id)\%val(node) = p_element(id)\%val(node)$ 16enddo17enddo18	11	-	
14 d_GPUelement(id)%y(node) = p_element(id)%y(node) 15 d_GPUelement(id)%val(node) = p_element(id)%val(node) 16 enddo 17 enddo 18			
 d_GPUelement(id)%val(node) = p_element(id)%val(node) enddo enddo 			
16 enddo 17 enddo 18			
 enddo enddo 			
18			
		enaao	
		end subroutine set_elements_kernel	

Populating Nested Data Structures

POWER9 + V100 1M elements, 4 nodes/element



462x speedup when pulling from the GPU!

nvtx marker module available for Fortran

- Easily mark regions of host code for viewing in the Nvidia Visual Profiler.
- Works with CUDA, OpenMP, and OpenACC.
- Newly supports non-nested marked regions.
- Very helpful to understand flow of your application.

Availabe at https://github.com/dappelha/gpu-tips/nvtx

			cxxRad	tr				
rtorder	advanceRT		rswpmd		rswpmd	rswpmd	rtorder	advanceRT
							_	
		<u> </u>	111111	1111	<u> </u>	1 1 1 1 1 1 1 1 1		

CONCLUSIONS

- Pinning memory is important, even when using directives
- Managed memory makes nested data structure book keeping easier.
- Still important to efficiently populate data structures.
- Zero-copy populating from the device is the fastest method (462x).

Various example codes are availabe at
https://github.com/dappelha/gpu-tips

Questions? David Appelhans - dappelh@us.ibm.com