Day: Thursday, 03/19
Time: 16:00 - 16:50
Location: Room 212A
Level: Intermediate
Type: Talk
Tags: Developer - Tools & Libraries; Game Development
GTC Abstract

- DirectCompute, first introduced in Windows7/DirectX11 is currently used in many of the latest high-performance 3D games. Now, DirectX 12 adds new innovations that both improve performance-critical game scenarios and further broaden the applicability of GPU computing. Come and learn how game developers exploit current DirectCompute and new DirectX12 compute capabilities and find out which ones can be beneficial to your use case. Techniques covered include persistent mapped memory ranges, hardware image format conversion, default asynchronous resource access, and asynchronous task dispatch. We will also present the improvements to the GPU programming language which support these advancements, and the advanced IDE tools for performance profiling and development.
Talk about just some of the features of DX12 that are most relevant to technical computing or compute-scenarios.
Compute shaders are not just another stage in the pipeline
Games start with reality (very complex) and reduce it to an array of pixels. From unstructured (CPU) to data-parallel on GPU. Compute shaders are a nice intermediate step in this pipeline. Effectively enables an interim level of processing (not fully pointer chasing, but not burdened with graphics-specific semantics). Ask: Why don’t you just condition all the data beforehand (compile time). Because it’s a game, we don’t know what data is going to be needed in a given frame.
Maps to a kind of offline auto-tuning.
Used by Valve’s Source engine
Branching performance is a fundamental characteristic of data-parallel processors. Some are attempting this on a per warp/wavefront basis now too, although this is difficult with DX due to absence of warp-level operations. Visualizing workgroups on the dataset is helpful, or at least stats on where the divergence is happening. Used by DICE’s FrostBite engine in Battlefield 3 and later.
• 1995 DirectX 1 DirectDraw, hardware blit and page flip
• 1996 DirectX 2 Direct3D, software render, execute buffers
• 1996 DirectX 3 Hardware-accelerated rasterization
• 1997 DirectX 5 DrawPrimitive, dual-texture, 1-bit ‘shader’
• 1998 DirectX 6 Multi-texture blending, DXTC compression, bump mapping
• 1999 DirectX 7 Hardware vertex processing transformation and lighting.
• 2000 DirectX 8 First Programmable shaders
• 2001 DirectX 8.1 More instructions
• 2002 DirectX 9 High Level Shading Language, shaders of 32 instructions, HDR
• 2003 DirectX 9.0c float pixels, HLSL with 1000s of instructions per shader
• 2006 DirectX 10 Caps-free, geometry shaders,
• 2009 DirectX 11 Tessellation, DirectCompute
• 2012 DirectX 11.1 Performance and ARM CPU support
• 2013 DirectX 11.2 Tiled resources (aka megatexture)
• 2015 DirectX 12 Performance: Multithreading, Bindless, Multi-Engine,

Evolution of DirectX releases and key features of each version
Classic example of synchronization

DX11 forcibly serializes accesses on resource boundaries. Even in compute tasks. This is overkill if you know you aren’t writing to the same areas of that resource.
These are the innovations in DX12 that are relevant to Compute-related workloads
This is the outline of the rest of the talk.

- Persistent memory ranges aka “Resource Heaps”
- Indexable resources “bindless”
- Root signatures for arguments to GPU
- Hardware image format conversion
- Default asynchronous resource access
- Asynchronous GPU task dispatch
- ExecuteIndirect
- Tools are integral part of the release
Command List-based API

- Create a Device object
- Create a Command Queue for use on main thread
- Create Command Lists on separate threads/cores
  - Using a command allocator per thread
- Execute Command Lists via the Command Queue
  - On the original thread
- Non blocking by default
Graphics State

- Blend modes
- Shaders
- Etc.

- All packed into a single PSO “Pipeline State Object”
- Provided with each command list
In Earlier APIs, memory was virtualized. A 1GB video card would fill up and we would swap resource objects back to system memory using an LRU policy. You couldn’t really know how much memory was actually present.

In DX12, Resources can now be allocated easily within these heaps and changed in-place or dynamically to different types with no overhead (the driver and kernel aren’t even aware of these changes).

Old model of DirectX was that app would specify expected usage of a resource, then the OS would define appropriate cache policies (write combine, writeback, etc). Now these map directly to those cache policies, they are basically just shortcuts for specifying the memory type yourself. Another example of a lower-level API abstraction.
Bindless Resources

• 1M resources can be nominated for use and indexed at runtime
• Each has a header called a ‘resource descriptor’
• These are stored in an array (descriptor heap) for convenience
  • Which also minimizes fragmentation
• Concept of a ‘resource table’ is a subrange within this array
  • Convenient for passing to shaders
No need to reset entire set of bindings for a few high-frequency descriptor changes
Like a function call for the PSO
Pass Values and Pointers
Analog of function signature and function call arguments
The ( argc, argv[] ) for your GPU code
main( int argc, char *argv[] ) {};

Root Signature & Root Arguments

• Root Signature defines the number of arguments and their types
  • Descriptor Tables
  • Descriptors
  • Constants

• Budget of “64 DWORDs” to spend
  • Descriptor Table: 1 DWORD
  • Descriptor: 2 DWORDs
  • Constant: 1 DWORD * Number of Channels

• Performance improves with fewer DWORDs used
API – Root Signature

```c
struct D3D12_ROOT_SIGNATURE_SLOT
{
    D3D12_ROOT_ARGUMENT_TYPE ArgumentType;

    union
    {
        D3D12_DESCRIPTOR_TABLE_LAYOUT DescriptorTable;
        D3D12_ROOT_CONSTANTS Constants;
        D3D12_ROOT_DESCRIPTOR Descriptor;
    }

    ...
}
```
API – Root Signature Creation

D3D12_ROOT_SIGNATURE_SLOT SigSlots[4];
ID3D12RootSignature* pSig;

SigSlots[0].ReturnType = D3D12_ROOT_ARGUMENT_32BIT_CONSTANTS;
SigSlots[1].ReturnType = D3D12_ROOT_ARGUMENT_CBV;
SigSlots[2].ReturnType = D3D12_ROOT_ARGUMENT_DESCRIPTOR_TABLE;
SigSlots[3].ReturnType = D3D12_ROOT_ARGUMENT_DESCRIPTOR_TABLE;
...

pDevice->CreateRootSignature(SigSlots, sizeof(SigSlots), &pSig);
API – HLSL Remains Unchanged

cbuffer DrawConstants
{
    UINT ConstantBufferOffset;
} : register(b0)

Buffer ObjectPerDrawParams : register(t7);
Texture2D ObjectTextureArray[5] : register(t2);
Sampler ObjectSamplers[2] : register(s0);
API – CreatePSO

ID3D12Blob* pShaderBytecode;
ID3D12RootSignature* pRootSignature;
ID3D12PipelineState* pPipelineState;

pDevice->CreatePSO(pShaderBytecode, pRootSignature, &pPipelineState);
API – Initializing Root Arguments

pCommandList->SetGraphicsRootSignature(pSignature);
pCommandList->SetGraphicsRoot32bitConstant(0, BaseOffsetInCBV);
pCommandList->SetGraphicsRootConstantBufferView(1, CBVDescriptorHandle);
pCommandList->SetGraphicsDescriptorTable(2, SamplerDescriptorTable);
pCommandList->SetGraphicsDescriptorTable(3, TextureDescriptorTable);
Before now, this sort of image pixel format conversion was considered part of the graphics use case for the chip, and was absent from the data i/o pathways used in compute tasks. That has been fixed.

Float, signed, unsigned, and unorm variants of all the 4-channel and single-channel pixel formats are options. Should improve performance substantially vs writing your own pack/unpack code.

Some implementations will support many more than this, but this is the guaranteed set for DX12 devices.
Asynchronous Resource Access

* Previous APIs had strong policy here...
GPU Efficiency: Explicit resource transitions

- Modern GPUs require resources to be in different ‘states’ for different use cases, and knowledge of when these transitions need to occur.

- In DirectX 12, app is responsible for identifying when these transitions need to occur.

- Making these transitions explicit makes it clear when operations are expensive.
GPU Efficiency: Explicit resource transitions (cont’d)

• .. but also gives games the opportunity to eliminate unnecessary transitions. Two key opportunities:

• First, UAV synchronization is now exposed as an explicit resource barrier.

• Previously, driver would ensure all writes to a UAV were in order of dispatch by inserting “Wait for Idle” commands after each dispatch.
GPU Efficiency: Explicit resource transitions (cont’d)

• If app has high-level knowledge that dispatches can run out of order, WaitForIdle’s can be removed

• But more importantly, dispatches can then run in parallel to achieve higher GPU occupancy

• Particularly beneficial for large numbers of dispatches with low thread counts
Spreading out this notification lets the implementation distribute work across time to avoid a sudden glitch.
UAV Barriers

- In D3D11 all UAV accesses in 1 Draw/Dispatch must complete before any UAV accesses in a subsequent Draw/Dispatch.
- This results in idle GPU shader cores for small Draw/Dispatch.
- In D3D12 UAV accesses in multiple Draw/Dispatch are truly unordered, applications must use an explicit barrier to enforce ordering.
UAV Barriers

Direct3D 11
- Draw+UAV
- Wait for Idle
- Dispatch
- Wait for Idle
- Draw+UAV
- Wait for Idle
- Draw+UAV

Direct3D 12
- Draw+UAV
- Dispatch
- Draw+UAV
- UAV Barrier
- Draw+UAV
- Draw+UAV
DX11 model was that the GPU was a single monolithic core.
But in reality, there are other components on there like the encoders and decoder and the display scan-out engines, etc.

DX12 enables this
Execution Model

• All of these are just cores aka ‘engines’
  • They can be invoked asynchronously
• Model is a queue per core for independent async operation
• A queue guarantees serial order of execution on a single engine
• Can specify priorities between queues
  • Enables background processing in ‘idle’ clock cycles
• And also implement semaphores across queues
Extract all the parallelism out of the hardware that’s available
Why do we have these nested? Because that’s how the hardware actually works:
Really the 3D engine can do anything. It can do compute tasks and also the highest bandwidth copy tasks.
A compute queue is just using the 3D engine when you know you can power down the graphics-specific portions of that core.
A copy queue can be done on a separate blitter core aka DMA engine.
Multiengine

3D Queue
- Render
- Render
- Compute
- Wait Fence 1
- Render

Copy Queue
- Stream textures
- Signal Fence 1
This shows how the model is even expressed in the tools.
You can see that the GPU engines (3D, and Copy) are peers to the CPU cores in the model.
Mandlebrot
This laptop gets 37% speedup by pushing the copy task on to a separate queue.
which means a cheaper core is now the one blocked on PCIe bandwidth, and the ALUs can go full rate.
Much like everything else in DirectX, we’ve abstracted the nuances of all the hardware and enabled this feature on every 12 GPU.
ExecuteIndirect Command Signature

- Operations performed by ExecuteIndirect described by a ‘command signature’
- Describes the layout of the argument buffer and the set of commands
- Operations include:
  - Set vertex or index buffer
  - Change root constants
  - Set root resource views (SRV, UAV, CBV)
  - Draw, DrawIndexed, or Dispatch
ExecuteIndirect versus Draw Loop

```c
for (U32 drawIdx = drawStart; drawIdx < drawEnd; ++drawIdx)
{
    // Set bindings
    cmdList->SetGraphicsRootDescriptorTable(RT_SRV, 0, textureStart);
    constantsPointer = sizeof(DrawConstantBuffer);
    auto textureSRV = textures[drawIdx].GetHandle();
    cmdList->SetGraphicsRootConstantBufferView(RT_CBV, constantsPointer);
    cmdList->DrawIndexedInstances(1, 1, staticData->indexStart, staticData->vertexStart, 0);
}
```
# ExecuteIndirect() Performance

<table>
<thead>
<tr>
<th></th>
<th>DX11</th>
<th>DX12</th>
<th>DX12 Bindless</th>
<th>DX12 ExecuteIndirect</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU</td>
<td>39.19 ms</td>
<td>33.41 ms</td>
<td>28.77 ms</td>
<td>5.69 ms</td>
</tr>
<tr>
<td>GPU</td>
<td>34.81 ms</td>
<td>12.85 ms</td>
<td>11.86 ms</td>
<td>10.59 ms</td>
</tr>
<tr>
<td>FPS</td>
<td>13.5 fps</td>
<td>21.6 fps</td>
<td>24.6 fps</td>
<td>60.0 fps</td>
</tr>
</tbody>
</table>

Total CPU time
Most New Hardware Features are more interesting for graphics-related workloads.

ROVs enable spatial random access, but temporal serialization.

Useful when starting from a graphics tasks and writing to a general datastructure (UAB).

E.g. for when you sort input triangles beforehand and want to retain that, or other algorithms where order matters.
Tools

- SDK layer can be enabled for detailed validation

- Tools are now built in concert with the API
  - Capture/Playback
  - Timing Analysis
  - Visualization of intermediate results

- New instrumentation has been added to drivers
  - Detailed stats on internal registers
VS 2015
Unified CPU, GPU, System profiling and debugging tool for the Universal App Platform and full breadth of Windows devices
Side by side windows for HLSL source code and shader compiler output
Edit shader code and apply changes to the log file to view impacts
GPGPU was not the main focus of DX12, yet there are several that massively improve the DirectCompute capabilities and performance
Support for multi-GPU, and for VR/Stereo.
DirectX12 on http://channel9.msdn.com


Search terms: “DirectX GDC”
Resources

- Follow @DirectX12 on twitter
- Sign up for Early Access program at:
  - [http://tinyurl.com/o9wq7fb](http://tinyurl.com/o9wq7fb)
  - Or
  - [http://1drv.ms/1pmVF6c](http://1drv.ms/1pmVF6c)
Questions?
## Compute Glossary of Terms (WIP)

<table>
<thead>
<tr>
<th>DCompute</th>
<th>CUDA</th>
<th>OpenCL</th>
<th>Vector CPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>shader</td>
<td>kernel</td>
<td>kernel</td>
<td>routine</td>
</tr>
<tr>
<td>thread</td>
<td>thread</td>
<td>work item</td>
<td>SIMD lane</td>
</tr>
<tr>
<td>wavefront</td>
<td>warp</td>
<td>-</td>
<td>Thread</td>
</tr>
<tr>
<td>threadgroup</td>
<td>threadblock</td>
<td>work group</td>
<td>-</td>
</tr>
<tr>
<td>CU/EU/SIMD</td>
<td>SMP</td>
<td>ComputeUnit</td>
<td>core</td>
</tr>
<tr>
<td>Execution</td>
<td>Grid</td>
<td>N-D range</td>
<td>task?</td>
</tr>
<tr>
<td>PSO</td>
<td>samplers?</td>
<td>??</td>
<td>all register state plus compiled GPU code</td>
</tr>
<tr>
<td>Cmdlist</td>
<td>?</td>
<td>cmdQueue</td>
<td>R/O across entire kernel ('uniform' in OpenGL)</td>
</tr>
<tr>
<td>constant</td>
<td>constant</td>
<td>constant</td>
<td>R/W shared across thread/work group</td>
</tr>
<tr>
<td>groupshared</td>
<td>shared</td>
<td>local</td>
<td>local to given thread</td>
</tr>
<tr>
<td>registers</td>
<td>local</td>
<td>private</td>
<td>R/W across entire machine (Buffers)</td>
</tr>
<tr>
<td>resource</td>
<td>global</td>
<td>global</td>
<td>R/W across entire machine (Buffers)</td>
</tr>
<tr>
<td>sampler</td>
<td>sampler</td>
<td>sampler</td>
<td></td>
</tr>
<tr>
<td>tex resource</td>
<td>tex res</td>
<td>image object</td>
<td></td>
</tr>
<tr>
<td>buffer res</td>
<td>buf res</td>
<td>buffer object</td>
<td></td>
</tr>
<tr>
<td>fence</td>
<td></td>
<td>marker</td>
<td></td>
</tr>
</tbody>
</table>