Real-time FullHD Tracking-Learning-Detection on a 2-SMX GPU

Jorge Atala¹, Carlos Bederián², Andrés Bordese², Facundo Gaich², Gastón Ingaramo², Julia Medina², Maximiliano Rossetti¹, Jorge Sánchez², Matías Tealdi² and Nicolás Wolovick²

¹INVAP S.E., Argentina. ²FaMAF, Universidad Nacional de Córdoba, Argentina.

Introduction

Object tracking is an important problem in computer vision and motion analysis. It can be defined as the estimation of the observed location (and scale) of a given object as it moves relative to the camera. This is a very challenging problem since one has to deal with changes in the object appearance, presence of background clutter, out-of-camera motions, etc.

TLD Overview

The TLD algorithm proposed by Kalal et al. [2] relies on the interplay between a reliable and fast appearance-based tracker [1] and a robust but slow multi-stage (cascaded) detector. It has shown great tracking performance in a variety of scenarios, although so far its application has been restricted to low-resolution imagery due to its complexity.

Motivation

Our initial parallel and vectorized CPU implementation required downsampling the 1080p input video stream to a quarter of the resolution in order to perform above 30 frames per second. Other open-source TLD implementations performed similarly. The parallelizability of a large portion of the TLD pipeline, combined with processor usage and power constraints on our target platform, prompted research into a CUDA port running on a mid-range GPU.

Approach

The first stage of our work consisted in offloading the detector module to the GPU. As the work showed promise, producing a heterogeneous CPU-GPU implementation that exceeded 30 frames per second without input downsampling, the rest of the TLD algorithm was then ported to CUDA in order to free up CPU resources for other processes running in the target platform.

Development was kickstarted through rapid prototyping using the Thrust template library. Thrust was then replaced whenever possible by the higher performing CUB library, while critical sections of the pipeline, obtained through profiling, were replaced by optimized kernels which target Kepler and newer GPU architectures.

The port aims to reproduce CPU implementation output in an exact fashion. While this limits optimization opportunities, it also improved porting productivity by ensuring correctness.

Future work

We aim to continue improving our implementation through more aggressive optimizations that drift from the original CPU code, in order to improve scaling on faster GPUs and also to be able to run TLD on embedded systems based on Tegra K1 or X1 SoCs.

References
