VSIPL++: A High-Level Programming Model for Productivity and Performance

Dr. Brooks Moses
2012-05-15
Outline

• Performance and Portability Matter
• Introduction to Sourcery VSIPL++
• Portable, High-Performance Programming
  • Building a Wall
  • Examples in VSIPL++ Applications
  • Examples in the Sourcery VSIPL++ Library
• Portability in Practice: A Radar Benchmark
• Summary and Conclusions
Performance Matters

Systems limited by size, weight, power, and cost.

More computation means you can do more:

- Better images with the same radar antenna
- More accurate target recognition
- Faster turnaround on medical data
- More realistic and detailed virtual worlds

Performance is efficiency: How much computation can you do with the given hardware?
Portability Matters

Software products last for decades…

• Investment is too high to throw away
• Longevity is a competitive advantage

…But hardware generations only last a few years.

• New architectures at the technology leading edge
  (How many of you are writing Cell/B.E. code?)
• Performance tuning changes with existing architectures

Portability is productivity: If it’s portable, you don’t need to think about hardware details when writing it.
Introduction to Sourcery VSIPL++
The Sourcery VSIPL++ Library

VSIPL++: Open standard API for a “Vector, Signal, and Image Processing Library in C++”.

• High-level library for many kinds of embedded high-performance computing
• Designed for portability across platforms

Standardization History (2001-present)
• Developed by HPEC Software Initiative
• Builds on earlier C-based VSIPL standard
• Submitted to Object Management Group

Sourcery VSIPL++ is a high-performance implementation from Mentor Graphics
Sourcery VSIPL++ Platforms

Supported Platforms

- x86
  - SIMD support: SSE3, AVX
  - Libraries: IPP/MKL, ATLAS, FFTW
- Power Architecture
  - SIMD support: AltiVec
  - Libraries: ATLAS, FFTW, Mercury SAL
- Cell Broadband Engine
  - Processing Elements: PPE and SPE
  - Libraries: CodeSourcery Cell Math Library
- NVIDIA GP-GPU + x86 CPU
  - Libraries: CuBLAS, CuFFT, CULAtools
- Other
  - Custom development services available to meet your high performance computing needs
How to Write Portable, High-Performance Software
Portable High-Performance Programming

It’s all about building the right wall.

Berkel Gate, Zutphen, NL (Wikimedia Commons)
Portable High-Performance Programming

Program

Hardware

Functionality
Portable High-Performance Programming

Implementation

Algorithm

Hardware

Functionality
Portable High-Performance Programming

Hardware

Functionality

Implementation

Abstraction
Layer

Algorithm
Portable High-Performance Programming

Software Layers:
- Algorithm
- Abstraction Layer
- Implementation
- Portable Across Hardware
- Functionality
- Hardware
Portable High-Performance Programming

Implementation

Portable Across Algorithms

Hardware

Functionality

Abstraction Layer

Portable Across Hardware

Algorithm

Couched in the image are arrows indicating the flow from algorithm to hardware, with a focus on portability.
Portable High-Performance Programming

Sourcery VSIPL++ Library

Hardware → Functionality

VSIPL++ API

User Application
Portable, High-Performance Programming

High-Level Algorithm
- Hardware-independent
- Written in expressive, high-level language
- Can be reused with many different implementations

Low-Level Implementation
- Hardware-specific
- Written in detail-oriented specific language
- Can be reused with many different algorithms
Abstraction Layer Requirements

What makes a good wall?

• Expresses the right ideas for the domain
  • Contains all the building blocks that algorithms will need.
  • Algorithms can be built from small number of blocks.

• Defines operations in ways that can be implemented effectively on the hardware.
  • Each building block is a large chunk of work.

• Low latency crossing the wall
  • Doesn’t add performance cost.
Abstraction Layer Requirements

What makes a good wall?

• Lets the programmer get through to the hardware when needed
  • All abstraction layers leak
  • Plan for it, rather than avoiding it

• Usability
  • This is a whole different talk!
The VSIPL++ Abstraction Layer

(The “application” side of the wall)
Why does the VSIPL++ API use C++?

It’s not too exotic to be usable in real applications:
- Plays well with existing C code
- Not dependent on a specific compiler or toolchain
- Portable to nearly all hardware platforms

But we do need some things C doesn’t provide:
- Encapsulates abstractions as objects
- Programmable intelligence at compile time

C++ is the only language that combines all of these features.
Data Encapsulation

The data model is of critical importance.

Data representation is a hardware-level detail

• Location in memory space (system, device, pinned, etc.)
• Layout (complex split/interleaved, etc.)
• Some data may not be stored at all, but computed on demand or awaiting asynchronous computation.

Algorithmic code should just see “data”.

• Code should not need to change because data is moved

(Sometimes the algorithm does need to give hints)
Data Encapsulation

VSIPL++ uses a two-level model:

- Algorithm sees data as “Views”: generic Vector, Matrix, or Tensor objects.
- Implementation sees data as “Blocks”: specific data types that describe the representation.

Views are smart pointers to blocks.

- Allocate and de-allocate by reference counting.
- Use C++ template parameters to indicate their block type and allow efficient (non-generic) code generation.
Function Set

Functions in the API need to be large building blocks, and expressive enough to cover algorithms. For much of the VSIPL++ domain, there are commonly-accepted sets of functions:

- Elementwise operations on arrays
- Linear algebra (BLAS, LAPACK)
- Fast Fourier Transforms
- and some signal-processing-specific functions: convolutions, correlations, FIR/IIR filters, etc.

We can also assemble chunks from multiple functions (see later!).
Explicit Parallelism

We can do a lot with data-parallelism within function calls, but sometimes that’s not enough. Users can also specify parallelism explicitly:

• **Cross-process data parallelism**
  - Data is distributed across multiple processes (which may be on different machines, or using different GPUs)
  - Users explicitly describe data locality.

• **Task parallelism**
  - Users define asynchronous tasks which can be pipelined and executed concurrently.
An Example: Fast Convolution Algorithm

- Radar data in Matrix rows
- Convolve each row with a constant weight vector

![Diagram showing convolution process]

- Algorithm: “Fast” (frequency-domain) Convolution

\[
X_i = \text{FFT}(x_i) \\
W = \text{FFT}(w) \\
Y_{i,j} = W_i X_{i,j} \\
\gamma_i = \text{FFT}^{-1}(Y_i)
\]

Fourier Transform Elementwise Multiply Inverse Fourier Transform
An Example: Fast Convolution Code

The algorithm

\[ \text{conv}(x_i, w) = FFT^{-1}(FFT(w)FFT(x_i)) \]

Conventional C code implementation

```c
void convolveTest3x3(float *imageIn, float *imageOut, int nc, int nr, float *k) {
    int ncml = nc - 1, nrml = nr - 1;
    k22 = k[8] / s;
    for (int i = 1; i < ncml; i++) {
        float *r00 = imageIn + i * nc;
        float *r01 = r00 + 1;
        float *r02 = r01 + 1;
        float *r10 = r00 + nc;
        float *r11 = r10 + 1;
        float *r12 = r11 + 1;
    }
}
```

VSIP++ Implementation

```c
typedef complex<float> T;
Matrix<T> input(M, N), output(M, N);
Vector<T> weights(N);
/* ... assign values to input, output, weights ... */

Fftm<T, T, row, fft_fwd> fwd(Domain<2>(M, N), 1.);
Fftm<T, T, row, fft_inv> inv(Domain<2>(M, N), 1./N);
Fft<T, T, fft_fwd> weight_fft(Domain<1>(N), 1.);

weight_fft(weights); /* Do in-place FFT */

output = inv(vmmul<row>(weights, fwd(input))); /* convolve */
```
Sourcery VSIPL++ Optimizations

(The “implementation” side of the wall)
Critical GPU optimization: Avoid extra data movement!

With encapsulated data, we don’t have to make unnecessary promises about where the data is.

- User doesn’t have a host/device pointer to the data.

Sourcery VSIPPL++ uses caching:

- Data is moved to GPU when needed there, and cached in case it is needed again.
- Data computed on GPU stays on GPU, until it is needed back on the CPU.

Data is only moved as many times as necessary.
Leveraging Existing Libraries

There are many good hardware-specific libraries that would be difficult to replicate:

- On the x86: Intel’s IPP and MKL
- On the GPU: CUBLAS, CUFFT, CULA, …

Sourcery VSIPIL++ uses these, abstracted behind the common hardware-independent API.

- User just passes encapsulated data to VSIPIL++ function
- We determine from data size, locality, etc., which implementation is best to use.
- Then we move the data if needed, and call specific library.
Expression Fusion

Consider a nested array expression:

\[ C = \sqrt{\text{square}(A) + \text{square}(B)}; \]

In Sourcery VSIPL++, we use expression fusion:

- Uses C++ template metaprogramming for code generation.
- The functions do no computation.
- Their return types encode the expression tree.
- The assignment operator unwinds the expression tree and performs the computation.

For this example, we end up with one single loop.

More info: talk by Jonathan Cohen, GTC 2010
Profiling

Magic is all well and good, but sometimes the user needs to know what’s really going on.

- Improve code so we can do something better with it.
- Add “hints” if we are making bad choices.
- Understand and trust results.

Sourcery VSIPL++ includes built-in code profiling:

- Data transfers
- Function choices
- Performance timing

 Allows a feedback loop of testing and improving code.
Direct access to data and hardware

(When you need to get through the wall)
Directly accessing data and hardware

Sometimes the user does need a pointer to raw memory:

- Get data from sensors
- Pass data to a network layer
- Call hand-optimized CUDA or CPU code

VSIPL++ provides “Direct Data Access”:

- User asks for pointer with specified characteristics
- Gets “zero-copy” pointer to internal block data if possible
- Otherwise, we make a copy for them.

Efficient in most cases, and works for *any* block type.
Portability in Practice:
Synthetic Aperture Radar Benchmark
Synthetic Aperture Radar Benchmark

Standard benchmark from MIT Lincoln Labs
  - Part of “HPEC Challenge”, www.ll.mit.edu/HPECchallenge

Simplified but realistic model of real-world code.
Also a good example of porting legacy code!
  - Initial VSIP++ version written in 2006.
  - Updated for use in Cell/B.E. presentation in 2008
  - Ported to Tesla-architecture GPUs in 2009
  - Now we are running it on a Kepler architecture GPU.
Synthetic Aperture Radar Benchmark

Raw SAR Return → Fast-time Filter → Bandwidth Expand → Matched Filter → Interpolation

Major Computations:
- Fast-time Filter: FFT, mmul
- Bandwidth Expand: mmul, FFT, pad, FFT⁻¹
- Matched Filter: FFT, mmul
- Interpolation: interpolate, 2D FFT⁻¹, magnitude

Features:
- Realistic algorithms
- Scalable to arbitrarily large data sizes
  - (we used 2286*1492)
- Matlab & C reference implementations

Challenges:
- 5 corner-turns (transposes)
- Non-power of two data sizes with large prime factors
- Polar to Rectangular interpolation
Implementation Characteristics

Most portions use standard VSIPL++ functions

- Fast Fourier transform (FFT)
- Vector-matrix multiplication (vmmul)

Range-loop interpolation implemented in user code

- Simple C++ by-element implementation (portable)
- Cell/B.E. coprocessor implementation (hardware-specific)

Result is a concise, high-level program

- 200 lines of code in portable VSIPL++
- +200 additional lines for Cell/B.E. optimizations.
Conclusions from 2008 Presentation

Productivity:

• Optimized VSIPL++ is easier to write than even unoptimized C.
• Portable version runs well on x86 and Cell/B.E.
• Hardware-specific interpolation code greatly improves Cell/B.E. performance with small additional effort.

Performance:

• Orders of magnitude faster than reference C code
• Cell/B.E. was 5.7x faster than circa-2008 Xeon x86
### Portability: GPU versus Cell/B.E.

<table>
<thead>
<tr>
<th>Cell/B.E.:</th>
<th>Kepler GTX-680 GPU:</th>
</tr>
</thead>
<tbody>
<tr>
<td>• 8 single-threaded coprocessor cores</td>
<td>• 1536 multithreaded coprocessor cores</td>
</tr>
<tr>
<td>• Cores are completely independent</td>
<td>• Cores execute in (partial) lock-step</td>
</tr>
<tr>
<td>• 256kb local storage</td>
<td>• 2 GB device memory</td>
</tr>
<tr>
<td>• Fast transfers from RAM to local storage</td>
<td>• Slow device-to-RAM data transfers</td>
</tr>
<tr>
<td>• Program in C, C++</td>
<td>• Program in CUDA, OpenCL</td>
</tr>
</tbody>
</table>

*Very different concepts; low-level code is not portable*
# Initial CUDA Results

<table>
<thead>
<tr>
<th>Function</th>
<th>Time</th>
<th>Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Digital Spotlight</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fast-time filter</td>
<td>2.4 ms</td>
<td>48 GF/s</td>
</tr>
<tr>
<td>BW expansion</td>
<td>9.9 ms</td>
<td>42 GF/s</td>
</tr>
<tr>
<td>Matched filter</td>
<td>7.3 ms</td>
<td>39 GF/s</td>
</tr>
<tr>
<td><strong>Interpolation</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Range loop</td>
<td>165 ms</td>
<td>2 GF/s</td>
</tr>
<tr>
<td>2D IFFT</td>
<td>15 ms</td>
<td>24 GF/s</td>
</tr>
<tr>
<td>Data Movement</td>
<td>13 ms</td>
<td></td>
</tr>
<tr>
<td><strong>Overall</strong></td>
<td>212 ms</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Baseline x86</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Time</td>
<td></td>
<td>Speedup</td>
</tr>
<tr>
<td>37 ms</td>
<td>15.4</td>
<td></td>
</tr>
<tr>
<td>128 ms</td>
<td>12.9</td>
<td></td>
</tr>
<tr>
<td>109 ms</td>
<td>14.9</td>
<td></td>
</tr>
<tr>
<td>165 ms</td>
<td></td>
<td>-</td>
</tr>
<tr>
<td>53 ms</td>
<td>3.5</td>
<td></td>
</tr>
<tr>
<td>91 ms</td>
<td>7.0</td>
<td></td>
</tr>
<tr>
<td><strong>Overall</strong></td>
<td>583 ms</td>
<td>2.8</td>
</tr>
</tbody>
</table>

A 2.8x speedup – but we can do better!
Interpolation Improvements

Range Loop takes most of the computation time
  • Does not reduce to high-level VSIPL++ calls
  • Thus, moving to CUDA provides no improvement.

As we did on Cell/B.E., we write a custom low-level implementation using the coprocessor.
  • Sourcery VSIPL++ handles data movement, and provides access to data in GPU device memory.
    • Much simpler than using CUDA directly
  • We only need to supply computation code
    • 150 source lines
## Improved CUDA Results

<table>
<thead>
<tr>
<th>Function</th>
<th>Time</th>
<th>Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Digital Spotlight</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fast-time filter</td>
<td>2.4 ms</td>
<td>48 GF/s</td>
</tr>
<tr>
<td>BW expansion</td>
<td>9.9 ms</td>
<td>42 GF/s</td>
</tr>
<tr>
<td>Matched filter</td>
<td>7.3 ms</td>
<td>39 GF/s</td>
</tr>
<tr>
<td>Interpolation</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Range loop</td>
<td>102 ms</td>
<td>3 GF/s</td>
</tr>
<tr>
<td>2D IFFT</td>
<td>10 ms</td>
<td>24 GF/s</td>
</tr>
<tr>
<td>Data Movement</td>
<td>13 ms</td>
<td></td>
</tr>
<tr>
<td>Overall</td>
<td>144 ms</td>
<td></td>
</tr>
</tbody>
</table>

<p>| Baseline x86              |       |             |</p>
<table>
<thead>
<tr>
<th>Time</th>
<th></th>
<th>Speedup</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fast-time filter</td>
<td>37 ms</td>
<td>15.4</td>
</tr>
<tr>
<td>BW expansion</td>
<td>128 ms</td>
<td>12.9</td>
</tr>
<tr>
<td>Matched filter</td>
<td>109 ms</td>
<td>14.9</td>
</tr>
<tr>
<td>Range loop</td>
<td>165 ms</td>
<td>1.6</td>
</tr>
<tr>
<td>2D IFFT</td>
<td>53 ms</td>
<td>5.3</td>
</tr>
<tr>
<td>Data Movement</td>
<td>91 ms</td>
<td>7.0</td>
</tr>
<tr>
<td>Overall</td>
<td>583 ms</td>
<td>4.0</td>
</tr>
</tbody>
</table>

Result with everything on the GPU: a 4x speedup.
Summary and Conclusions
Summary and Conclusions

To write portable high-performance code:

• Build a wall between algorithm and implementation!
• Algorithms are portable across different hardware.
• Implementations portable across different algorithms.

VSIPL++ standard API is an effective abstraction layer.

Sourcery VSIPL++ leverages that API to provide both portability and performance.

• Demonstrated results with real programs.
• SAR benchmark showed easy porting effort from Cell/B.E. to Kepler GPU.
Thank You!

- We can help with your HPC challenges
  - Sourcery VSIPL++
    - Open Standard API
    - Performance, Portability, Productivity
  - Custom HPC Libraries
    - Custom development services
  - Toolchain Support and Services

- [http://go.mentor.com/vsiplxx](http://go.mentor.com/vsiplxx)